![]() |
|||||||
|
|||||||
![]() |
MMBT3904资料 | |
![]() |
MMBT3904 PDF Download |
File Size : 116 KB
Manufacturer:FSC Description:pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P0, P1, P2, P3 is transferred to the respective Q0, Q1, Q2, Q 3 outputs following the LOW to HIGH clock transition. Shift left operations (Q3 Q2) can be achieved by tying the Qn Outputs to the PnC1 inputs and holding the PE input LOW. All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K, Pn and PE inputs for logic operation except for the set-up and release time requirements. A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition. |
相关型号 | |
◆ PJ-037A-SMT | |
◆ FZT591ATA | |
◆ 2-520081-2 | |
◆ 2-520103-2 | |
◆ G3VM21GR | |
◆ B40B-XADSS-N(LF)(SN) | |
◆ S301T-RO | |
◆ 172339-1 | |
◆ V7-5F17D8-336 | |
◆ 44441-2002 |
1PCS | 100PCS | 1K | 10K | |||
价 格 | ||||||
型 号:MMBT3904 厂 家:FSC 封 装:标准封装 批 号:0906+ 数 量:100 说 明:
|
||||||
运 费:所有运费均有我司承担 所在地:深圳 新旧程度: |
||||||
联系人:申小姐 |
电 话:0755-83330991,0755-83047629 |
手 机:15811820920 |
QQ:2355514181 |
MSN:chipstech-int@hotmail.com |
传 真:0755-61658118 |
EMail:sales@chipstech-int.com |
公司地址: 深圳市福田区中航路鼎城国际1017 |
1. 所有我司提供的货物,均为原厂原装正品! 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|