![]() |
|||||||
|
|||||||
![]() |
SN74GTLP1395GQNR资料 | |
![]() |
SN74GTLP1395GQNR PDF Download |
File Size : 116 KB
Manufacturer:TI Description:Current drawn during the EEPROM programming interval. If the device does not get VCC power, the pullup circuit on IO during the programming interval should be such that the voltage at IO is greater than or equal to VPUP(min). If VPUP in the system is close to Vpup(min) then a low-impedance bypass of RPUP that can be activated during programming may need to be added. The tPROG interval begins tREHmax after the trailing rising edge on IO for the last time slot of the E/S byte for a valid Copy Scratchpad sequence. Interval ends once the device's self-timed EEPROM programming cycle is complete and the current drawn by the device has returned from IPROG to IL or ICCS, respectively. |
相关型号 | |
◆ PJ-037A-SMT | |
◆ FZT591ATA | |
◆ 2-520081-2 | |
◆ 2-520103-2 | |
◆ G3VM21GR | |
◆ B40B-XADSS-N(LF)(SN) | |
◆ S301T-RO | |
◆ 172339-1 | |
◆ V7-5F17D8-336 | |
◆ 44441-2002 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:SN74GTLP1395GQNR 厂 家:TI 封 装: 批 号:07+ 数 量:14590 说 明:原装正品 |
|||||
运 费:所有运费均有我司承担 所在地:深圳 新旧程度: |
|||||
联系人:申小姐 |
电 话:0755-83330991,0755-83047629 |
手 机:15811820920 |
QQ:2355514181 |
MSN:chipstech-int@hotmail.com |
传 真:0755-61658118 |
EMail:sales@chipstech-int.com |
公司地址: 深圳市福田区中航路鼎城国际1017 |
1. 所有我司提供的货物,均为原厂原装正品! 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|