|
|||||||
SRC4190IDB资料 | |
SRC4190IDB PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description:of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards. The blocks in the memory are asymmetrically ar- ranged, see Tables 3A and 3B, Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the ap- plication may be stored. Chip Enable, Output Enable and Write Enable sig- nals control the bus operation of the memory. They allow simple connection to most micropro- cessors, often without additional logic. The memory is offered in TSOP32 (8 x 20mm), PLCC32 and PDIP packages and it is supplied with all the bits erased (set to 1). |
相关型号 | |
◆ PJ-037A-SMT | |
◆ FZT591ATA | |
◆ 2-520081-2 | |
◆ 2-520103-2 | |
◆ G3VM21GR | |
◆ B40B-XADSS-N(LF)(SN) | |
◆ S301T-RO | |
◆ 172339-1 | |
◆ V7-5F17D8-336 | |
◆ 44441-2002 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:SRC4190IDB 厂 家:TI 封 装:28-SSOP 批 号:07+ 数 量:8365 说 明:原装正品 |
|||||
运 费:所有运费均有我司承担 所在地:深圳 新旧程度: |
|||||
联系人:申小姐 |
电 话:0755-83330991,0755-83047629 |
手 机:15811820920 |
QQ:2355514181 |
MSN:chipstech-int@hotmail.com |
传 真:0755-61658118 |
EMail:sales@chipstech-int.com |
公司地址: 深圳市福田区中航路鼎城国际1017 |
1. 所有我司提供的货物,均为原厂原装正品! 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|