![]() |
|||||||
|
|||||||
|
| TL074BCD资料 | |
|
|
TL074BCD PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description:Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and the offset error have been nulled. Note 2: No missing codes over temperature. Note 3: Conversion time is defined as the number of clock cycles (16) multiplied by the clock period. Note 4: At sample rates below 10ksps, the input full-linear bandwidth is reduced to 5kHz. Note 5: The listed value of three SCLK cycles is given for full-speed continuous conversions. Acquisition time begins on the 14th ris- ing edge of SCLK and terminates on the next falling edge of CNVST. The IC idles in acquisition mode between conversions. Note 6: Undersampling at the maximum signal bandwidth requires the minimum jitter spec for SINAD performance. Note 7: 1.5Msps operation guaranteed for VL > 2.7V. See the Typical Operating Characteristics section for recommended sampling speeds for VL < 2.7V. Note 8: Digital supply current is measured with the VIH level equal to VL, and the VIL level equal to GND. |
|
| 相关型号 | |
| ◆ PJ-037A-SMT | |
| ◆ FZT591ATA | |
| ◆ 2-520081-2 | |
| ◆ 2-520103-2 | |
| ◆ G3VM21GR | |
| ◆ B40B-XADSS-N(LF)(SN) | |
| ◆ S301T-RO | |
| ◆ 172339-1 | |
| ◆ V7-5F17D8-336 | |
| ◆ 44441-2002 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号:TL074BCD 厂 家:TI 封 装: 批 号:07+ 数 量:22897 说 明:原装正品 |
|||||
|
运 费:所有运费均有我司承担 所在地:深圳 新旧程度: |
|||||
| 联系人:申小姐 |
| 电 话:0755-83330991,0755-83047629 |
| 手 机:15811820920 |
| QQ:2355514181 |
| MSN:chipstech-int@hotmail.com |
| 传 真:0755-61658118 |
| EMail:sales@chipstech-int.com |
| 公司地址: 深圳市福田区中航路鼎城国际1017 |
|
1. 所有我司提供的货物,均为原厂原装正品! 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|