![]() |
|||||||
|
|||||||
![]() |
TLV2541IDGKR资料 | |
![]() |
TLV2541IDGKR PDF Download |
File Size : 116 KB
Manufacturer:TI Description:• ARCHITECTURE FEATURES Enhanced Pin-Locking Architecture, Symmetrical Generic Logic Blocks Connected by Hierarchical Big Fast Megablock and Global Routing Planes Product Term Sharing Array Supports up to 28 Product Terms per Macrocell Output Macrocells Support Concurrent Combinatorial and Registered Functions Embedded Tristate Bus Can Be Used as an Internal Tristate Bus or as an Extension of an External Tristate Bus Macrocell and I/O Registers Feature Multiple Control Options, Including Set, Reset and Clock Enable I/O Pins Support Programmable Bus Hold, Pull-Up, Open-Drain and Slew Rate Options Separate VCCIO Power Supply to Support 3.3V or 2.5V Input/Output Logic Levels I/O Cell Register Programmable as Input Register for Fast Setup Time or Output Register for Fast Clock to Output Time |
相关型号 | |
◆ PJ-037A-SMT | |
◆ FZT591ATA | |
◆ 2-520081-2 | |
◆ 2-520103-2 | |
◆ G3VM21GR | |
◆ B40B-XADSS-N(LF)(SN) | |
◆ S301T-RO | |
◆ 172339-1 | |
◆ V7-5F17D8-336 | |
◆ 44441-2002 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:TLV2541IDGKR 厂 家:TI 封 装: 批 号:07+ 数 量:7036 说 明:原装正品 |
|||||
运 费:所有运费均有我司承担 所在地:深圳 新旧程度: |
|||||
联系人:申小姐 |
电 话:0755-83330991,0755-83047629 |
手 机:15811820920 |
QQ:2355514181 |
MSN:chipstech-int@hotmail.com |
传 真:0755-61658118 |
EMail:sales@chipstech-int.com |
公司地址: 深圳市福田区中航路鼎城国际1017 |
1. 所有我司提供的货物,均为原厂原装正品! 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|