 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| TPA3004D2PHPR资料 | |
|
TPA3004D2PHPR PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description: Frequency Select Inputs. See Table 1. Serial Data Input. Conforms to the SMBus specification of a Slave Receive/Transmit device. It is an input when receiving data. It is an open drain output when acknowledging or transmitting data. ISerial Clock Input. Conforms to the SMBus specification. IFrequency Select Input. See Table 1. This is a Tri-level input which is driven THIGH, LOW or driven to a intermediate level. IPCI Clock Disable Input. When asserted LOW, PCI (0:6) clocks are synchro- PU nously disabled in a LOW state. This pin does not effect PCIF (0:2) clocks outputs if they are programmed to be PCIF clocks via the devices SMBus interface. ICPU Clock Disable Input. When asserted LOW, CPUT (0:2) clocks are synchro- PU nously disabled in a HIGH state and CPUC(0:2) clocks are synchronously disabled in a LOW state. I/O Input Connection for 66CLK(0:2) Output Clock Buffers if S2 = 1, or output clock for fixed 66-MHz clock if S2 = 0. See Table 1. O 3.3V Clock Outputs. These clocks are buffered copies of the 66IN clock or fixed at 66 MHz. See Table 1. PWR 3.3V Power Supply. |
|
| 相关型号 | |
| ◆ PJ-037A-SMT | |
| ◆ FZT591ATA | |
| ◆ 2-520081-2 | |
| ◆ 2-520103-2 | |
| ◆ G3VM21GR | |
| ◆ B40B-XADSS-N(LF)(SN) | |
| ◆ S301T-RO | |
| ◆ 172339-1 | |
| ◆ V7-5F17D8-336 | |
| ◆ 44441-2002 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：TPA3004D2PHPR 厂 家：TI 封 装： 批 号：07+ 数 量：38875 说 明：原装正品 |
|||||
|
运 费：所有运费均有我司承担 所在地：深圳 新旧程度： |
|||||
| 联系人：申小姐 |
| 电 话：0755-83330991,0755-83047629 |
| 手 机：15811820920 |
| QQ：2355514181 |
| MSN：chipstech-int@hotmail.com |
| 传 真：0755-61658118 |
| EMail：sales@chipstech-int.com |
| 公司地址： 深圳市福田区中航路鼎城国际1017 |
|
1. 所有我司提供的货物，均为原厂原装正品！ 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|
