 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| TPA311D资料 | |
|
TPA311D PDF Download |
|
File Size : 116 KB
Manufacturer:TI Description:Note 1: Input offset voltage is defined as the average of the two input offset voltages, measured by forcing first one output, then the other to 1.4V. Input offset current is defined in the same way. Note 2: Input bias current (IB) is defined as the average of the two input currents. Note 3: tPD and ∆tPD cannot be measured in automatic handling equipment with low values of overdrive. Correlation tests have shown that tPD and ∆tPD limits shown can be guaranteed by design, if additional DC tests are performed to guarantee that all internal bias conditions are correct. For low overdrive conditions, VOS is added to overdrive. Note 4: Input latch setup time, tSU, is the interval in which the input signal must be stable prior to asserting the latch signal. The hold time, tH, is the interval after the latch is asserted in which the input signal must be stable. |
|
| 相关型号 | |
| ◆ PJ-037A-SMT | |
| ◆ FZT591ATA | |
| ◆ 2-520081-2 | |
| ◆ 2-520103-2 | |
| ◆ G3VM21GR | |
| ◆ B40B-XADSS-N(LF)(SN) | |
| ◆ S301T-RO | |
| ◆ 172339-1 | |
| ◆ V7-5F17D8-336 | |
| ◆ 44441-2002 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：TPA311D 厂 家：TI 封 装： 批 号：07+ 数 量：12307 说 明：原装正品 |
|||||
|
运 费：所有运费均有我司承担 所在地：深圳 新旧程度： |
|||||
| 联系人：申小姐 |
| 电 话：0755-83330991,0755-83047629 |
| 手 机：15811820920 |
| QQ：2355514181 |
| MSN：chipstech-int@hotmail.com |
| 传 真：0755-61658118 |
| EMail：sales@chipstech-int.com |
| 公司地址： 深圳市福田区中航路鼎城国际1017 |
|
1. 所有我司提供的货物，均为原厂原装正品！ 2. 我们的报价是不含税价格。含税需要增加相应的税点。
|
